Breadth First Search on APEnet+

Enrico Mastrostefano¹ Massimo Bernaschi² Mauro Bisson² Davide Rossetti (for the APEnet coll.)³

¹ Sapienza Università di Roma 2 Istituto per le Applicazioni del Calcolo, IAC-CNR, Rome, Italy ³APE group, INFN Roma, Italy

*IA*³ Workshop on Irregular Applications: Architectures & Algorithms – SC12 – Nov. 11 2012

ALL AREA

 Ω

E K

From the Workshop web site:

Many data intensive scientific applications are by nature irregular. . . Current supercomputing systems are organized around components optimized for data locality and regular computation. Developing irregular applications on them demands a substantial effort, and often leads to poor performance.

From the Workshop web site:

- *Many data intensive scientific applications are by nature irregular. . . Current supercomputing systems are organized around components optimized for data locality and regular computation. Developing irregular applications on them demands a substantial effort, and often leads to poor performance.*
- *The solutions needed to address these challenges can only come by considering the problem from all perspectives: from micro- to system-architectures. . . from algorithm design to data characteristics.*

 Ω

化重新分离

4 ロ ト ィ *同* ト

From the Workshop web site:

- *Many data intensive scientific applications are by nature irregular. . . Current supercomputing systems are organized around components optimized for data locality and regular computation. Developing irregular applications on them demands a substantial effort, and often leads to poor performance.*
- *The solutions needed to address these challenges can only come by considering the problem from all perspectives: from micro- to system-architectures. . . from algorithm design to data characteristics.*
- *Only collaborative efforts among researchers with different expertise, including end users, domain experts, and computer scientists, could lead to significant breakthroughs.*

 Ω

 (0.12333338)

From the Workshop web site:

- *Many data intensive scientific applications are by nature irregular. . . Current supercomputing systems are organized around components optimized for data locality and regular computation. Developing irregular applications on them demands a substantial effort, and often leads to poor performance.*
- *The solutions needed to address these challenges can only come by considering the problem from all perspectives: from micro- to system-architectures. . . from algorithm design to data characteristics.*
- *Only collaborative efforts among researchers with different expertise, including end users, domain experts, and computer scientists, could lead to significant breakthroughs.*
- We (clearly :) match them all, You'll see ...

 Ω

 (0.12333338)

Large Graphs

- Large scale networks are often represented as large graphs with having up to billions of edges
- • Power-law degree distribution

High performance graph algorithms

• Most of graph algorithms have low arithmetic intensity and irregular memory access patterns

High performance graph algorithms

- Most of graph algorithms have low arithmetic intensity and irregular memory access patterns
- How do modern architectures perform running such algorithms?

High performance graph algorithms

- Most of graph algorithms have low arithmetic intensity and irregular memory access patterns
- How do modern architectures perform running such algorithms?
- Several graph-theoretical challenges: DIMACS9, SCA#2, Graph 500

Overview

- Distributed Breadth First Search (BFS)
- Implementation for GPU clusters
- Programming paradigm: CUDA + MPI
- Developed according to the Graph 500 specifications. Performance metric: Traversed Edges Per Second (TEPS)

 $1.71 \times 1.71 \times$

 Ω

Braker

Distributed data structure

Edge list

- \textsf{Edge} list with: $< V > = 2^{SCALE}$; $< M > = 16 * 2^{SCALE}$
- \bullet Each task generates a subset of the edge list in the form: $(U_0, V_0), (U_1, V_1), \dots$
- Edges are assigned to processes via a simple rule: edge $(U_i, V_i) \in P_k$ if U_i mod $\#P == k$

Compressed Sparse Row (CSR) data structure

● CSR is simple and has minimal memory requirements

 Ω

イロト イ押ト イヨト イヨト

Straightforward implementation of BFS on a cluster of GPUs

Data mapping

- Each vertex U_i of Q_{BFS} is assigned to one thread *tⁱ*
- Each thread *tⁱ* visits all the neighbors *V^j* of its vertex

GPU-related issues

- Threads workloads are unbalanced
- Memory access patterns can be irregular

Algorithm rely on atomic (add) operations.

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) **International Control of A**³ Workshop

Straightforward BFS: Results

Straightforward BFS: Issues

D.Rossetti (INFN)

(ロトイ部)→(理)→(理)→

 290

Issues and Solutions

We used one thread for each vertex in the queue. $|Q| = k$ |*Neighbors*| $=$ m. We want to use as many threads as the number of neighbors

Neighbors of vertices in the queue are not-contiguous in the Adjacency list array...

...We want a contiguous array of neighbors

We send/recv multiple copies...

...We want to prune the array that we send

Beyond the straightforward BFS: Sort-Unique BFS

- ¹ Build an array of offsets and compute the total number of neighbors, say *m*
- ² Start *m* threads, map threads to neighbors and build a contiguous array of neighbors
- ³ With *m* threads prune the contiguous array of neighbors
- ⁴ Exchange vertices with other processes and update the parent array

Recipe #1: build the new offset and compute the total number of neighbors

Start *k* threads, each element of *Q_{BFS}* is assigned to one thread

● Build *Q_{dea}*, by substituting each vertex with its degree

• Perform a **prefix-sum** operation on *Qdeg* to build the **New Offset** array (by using the Thrust library)

Recipe #1: build the new offset and compute the total number of neighbors

Start *k* threads, each element of *QBFS* is assigned to one thread

● Build *Q_{dea}*, by substituting each vertex with its degree

• Perform a **prefix-sum** operation on *Qdeg* to build the **New Offset** array (by using the Thrust library)

Recipe #1: build the new offset and compute the total number of neighbors

Start *k* threads, each element of *QBFS* is assigned to one thread

● Build *Q_{dea}*, by substituting each vertex with its degree

• Perform a **prefix-sum** operation on *Qdeg* to build the **New Offset** array (by using the Thrust library)

イロト イ押ト イヨト イヨ

Recipe #1: build the new offset and compute the total number of neighbors

Start *k* threads, each element of *Q_{BFS}* is assigned to one thread

● Build *Q_{dea}*, by substituting each vertex with its degree

• Perform a **prefix-sum** operation on *Qdeg* to build the **New Offset** array (by using the Thrust library)

The last element of **New Offset** is: $m = \sum_{i \in Q_{BFS}} d_i$ $m = \sum_{i \in Q_{BFS}} d_i$ $m = \sum_{i \in Q_{BFS}} d_i$

Recipe #2: map threads to neighbors and build a contiguos array of neighbors

- Start *m* threads
- Each thread performs a **binary search** on **New Offset** and finds its index
- Each thread reads from the Adj list the element corresponding to the index
- and write it in the **Next Level Frontier Set** (NLFS).

1 m

 Ω

The South Book

Recipe #2: map threads to neighbors and build a contiguos array of neighbors

- Start *m* threads
- Each thread performs a **binary search** on **New Offset** and finds its index
- Each thread reads from the Adj list the element corresponding to the index
- and write it in the **Next Level Frontier Set** (NLFS).

 Ω

The Control Time

Recipe #2: map threads to neighbors and build a contiguos array of neighbors

- Start *m* threads
- Each thread performs a **binary search** on **New Offset** and finds its index
- Each thread reads from the Adj list the element corresponding to the index

A T

The Sea

and write it in the **Next Level Frontier Set** (NLFS).

Recipe #2: map threads to neighbors and build a contiguos array of neighbors

- Start *m* threads
- Each thread performs a **binary search** on **New Offset** and finds its index
- Each thread reads from the Adj list the element corresponding to the index
- and write it in the **Next Level Frontier Set** (NLFS).

Recipe #3: prune the Next Level Frontier Set

Start *m* threads

• Perform a **sort-unique** operation on the **Next Level Frontier Set** (by using the Thrust library)

and compact it to *n* unique elements

 Ω

The Sea

Recipe #3: prune the Next Level Frontier Set

- Start *m* threads
- **•** Perform a **sort-unique** operation on the **Next Level Frontier Set** (by using the Thrust library)

and compact it to *n* unique elements

 Ω

The Sea

Recipe #3: prune the Next Level Frontier Set

- Start *m* threads
- **•** Perform a **sort-unique** operation on the **Next Level Frontier Set** (by using the Thrust library)

and compact it to *n* unique elements

 Ω

The Sea

Recipe #3: prune the Next Level Frontier Set

- Start *m* threads
- **•** Perform a **sort-unique** operation on the **Next Level Frontier Set** (by using the Thrust library)

and compact it to *n* unique elements

Unique ratio *^m ⁿ* ∼ 20

Sort-Unique BFS: communication and enqueue Recipe #4: Exchange vertices and update the parent array

- Start *n* threads
- **o** Substitute vertices with tasks
- Sort by process id (by using the Thrust library)
- Exchange non-local edges
- Update the parent array and Enqueue

Sort-Unique BFS: Results

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) *IA*³ Workshop 17 / 36

Sort-Unique BFS: weak scaling analysis

- Time spent in computation is almost constant
- Time spent in communication increases with *N^P*
- Sort-Unique cuts \simeq 90% of vertices

NOTE: figures are for third-level of BFS.

The Graph 500 List

November 2011 | June 2011 | November 2010

Complete Results - November 2011

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) *IA*³ Workshop 19 / 36

 QQ

Platform: APEnet+ test setup

- 8-nodes setup
- dual-socket Westmere Xeon servers
- 2D Torus 4*x*2*x*1 topology
- one/two NVIDIA Fermi 2050 GPUs per node
- **O** GPU ECC OFF

 $0Q$

APEnet+ card

- **•** FPGA based (Altera Stratix IV)
- 3D Torus, 6 bidirectional links up to 34 Gbps raw
- PCIe X8 Gen2 in X16 slot *(peak BW 4+4 GB/s)*
- **O** Network Processor, off-loading engine integrated on FPGA
- Zero-copy RDMA host interface
- **O** Direct GPU peer-to-peer logic
- **O** Industry standard QSFP+ Cabling (copper & optical)

Cabling (copper & optical)

Cabling (copper & optical)

So-DIMM DDR3

Cabling (copper & optical)

Figure: APEnet+ card, front view

4 0 8 1 \overline{AB} Ω

The South

Data exchange between GPUs

- (In general) GPUs cannot exchange data directly
- Data staging on host memory represents a bottleneck on multi-GPUs systems
- NVIDIA Fermi GPUs introduced HW support for *peer-to-peer* (P2P) over PCIexpress
- SW support present since CUDA 4.0

Figure : Data exchange between GPUs before CUDA 4.0

Figure : Direct memory copy between GPUs enabled by CUDA 4.0

イロト イ押ト イヨト イヨ

Data exchange with 3rd party devices

- CUDA 4.1, unofficial P2P support for 3rd party devices
- APEnet+ is 1st (only?) non-NVIDIA device to support the P2P HW protocol, directly across PCIexpress
- CUDA 5.0, 3rd party access via BAR1 for Kepler

Figure : Standard interconnects, data staging on host memory

Figure : Direct P2P data transfer of GPUs data to/from APEnet+ across the PCIexpress bus

4 (D) 3 (F) 3 (F) 3 (F)

A possible confusion . . .

GPU-aware MPI, ever heard of them ?

- OSU MVAPICH2 and OpenMPI (SVN trunk)
- **.** hide data staging on host memory, *i.e.* MPI_Send and MPI_recv accept GPU memory pointers.
- rely on NVIDIA UVA

Useful but not GPU *peer-to-peer* with interconnect

Results: BFS on APEnet+

- OpenMPI/IB using MPI_Send/Recv
- APEnet+ using native RDMA PUT (needs padding)

Traversed Edges Per Second, Strong Scaling, $|V| = 2^{20}$ Traversed Edges Per Second, Weak Scaling, $|V|=2^{\textit{SCALE}}$

 Ω

イロト イ押ト イヨト イヨ

APEnet+ vs. MPI/IB

Figure : Execution time breakdown, $SCALE = 20$, $N_p = 4$, on one process among four.

 QQ

 \Rightarrow \Rightarrow \Rightarrow

4 **D + 4 fl + 4**

Network pattern

• all-to-all communication

- **o** msg size, rise and fall
- sharp peak at level 3

eg. for $N_p = 4$ and *SCALE* = 20:

level 1 src=0 dest=1 len=64 src=0 dest=2 len=64 src=0 dest=3 len=64 level 2 src=1 dest=0 len=588 src=2 dest=0 len=256 src=3 dest=0 len=268KB src=0 dest=1 len=576 src=2 dest=1 len=192 src=3 dest=1 len=263KB src=0 dest=2 len=576 src=1 dest=2 len=5.8KB src=3 dest=2 len=261KB level 3 src=1 dest=0 len=1.0MB src=2 dest=0 len=1.6MB src=3 dest=0 len=1.6MB src=0 dest=1 len=1.6MB src=2 dest=1 len=1.6MB src=3 dest=1 len=1.6MB src=0 dest=2 len=1.6MB src=1 dest=2 len=1.6MB src=3 dest=2 len=1.6MB src=0 dest=3 len=1.6MB src=1 dest=3 len=1.6MB src=2 dest=3 len=1.6MB level 4 src=1 dest=0 len=1MB src=2 dest=0 len=1MB src=3 dest=0 len=1MB src=0 dest=1 len=1MB src=2 dest=1 len=1MB src=3 dest=1 len=1MB src=0 dest=2 len=1MB src=1 dest=2 len=1MB src=3 dest=2 len=1MB src=0 dest=3 len=1MB src=1 dest=3 len=1MB src=2 dest=3 len=1MB level 5 src=1 dest=0 len=128 src=3 dest=0 len=41KB src=2 dest=0 len=41KB src=0 dest=1 len=41KB src=2 dest=1 len=41KB src=3 dest=1 len=40KB src=1 dest=2 len=41KB src=0 dest=2 len=40KB src=3 dest=2 len=42KB src=1 dest=3 len=41KB src=0 dest=3 len=41KB src=2 dest=3 len=42KB level 6 src=3 dest=0 len=128 src=2 dest=0 len=128 src=0 dest=1 len=128 src=2 dest=1 len=128 src=3 dest=1 len=128 src=1 dest=2 len=128 src=0 dest=2 len=128 src=3 dest=2 len=128 src=1 dest=3 len=192 src=0 dest=3 len=256 src=2 dest=3 len=128

src=0 dest=3 len=576 src=1 dest=3 len=5.9KB src=2 dest=3 len=192

 Ω

 (0.12333338)

Network pattern

- all-to-all communication
- **o** msg size, rise and fall
- sharp peak at level 3
- eg. for $N_p = 4$ and *SCALE* = 20:

 QQ

 (0.12333338)

understanding the performance difference

using basic network benchmarks as a guide:

● 2-nodes uni-directional bandwidth test, GPU-to-GPU; p2p=OFF is APEnet+ staging in host memory

Effect of P2P on GPU to GPU one-way bandwidth APEnet+ (Link 28Gbps) vs MVAPICH2 IB (40G)

understanding the performance difference

using basic network benchmarks as a guide:

2-nodes uni-directional bandwidth test, GPU-to-GPU; p2p=OFF is APEnet+ staging in host memory

Effect of P2P on GPU to GPU roundtrip latency

● APEnet+ round-trip latency with GPU peer-to-peer

understanding the performance difference

using basic network benchmarks as a guide:

- 2-nodes uni-directional bandwidth test, GPU-to-GPU; p2p=OFF is APEnet+ staging in host memory
- APEnet+ round-trip latency with GPU peer-to-peer
- the MVAPICH2 result on OSU MPI bandwidth test is for reference

Effect of P2P on GPU to GPU roundtrip latency APEnet+ (Link 28Gbps) vs MVAPICH2 IB (40G)

Conclusions

Summary

- Distributed BFS on multi-GPUs that relies on pruning
- Good scaling properties
- Up to 3 billions TEPS with 128 GPUs (19 rank in graph500)
- APEnet+ 1st attempt at GPU peer-to-peer

Future Work

- CUDA streams to overlap computation with communication
- P2P among GPUs on the *same* host
- APEnet+ is reconfigurable, space for HW optimizations

 Ω

The South The

 $4 - \frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$

Backup slides

重

 2980

イロト イ団 トイモト イモト

K2: balancing

Cumulative running time, 16 processors

Computations and communications among processes are well balanced

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) *IA*³ Workshop 32 / 36

K2: cuda kernels times

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) *IA*³ Workshop 33 / 36

K2: cuda kernels times

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) *IA*³ Workshop 33 / 36

K2: cuda kernels times

D.Rossetti (INFN) [BFS on APEnet+](#page-0-0) *IA*³ Workshop 33 / 36

References I

- Roberto Ammendola, Andrea Biagioni, Ottorino Frezza, Francesca Lo Cicero, Alessandro Lonardo, Pier Paolucci, Roberto Petronzio, Davide Rossetti, Andrea Salamon, Gaetano Salina, Francesco Simula, Nazario Tantalo, Laura Tosoratto, and Piero Vicini, *Apenet+: a 3d toroidal network enabling petaflops scale lattice qcd simulations on commodity clusters*.
- Aydin Buluc and Kamesh Madduri, *Parallel breadth-first search on distributed memory systems*.
- Deepayan Chakrabarti, Deepayan Chakrabarti, Yiping Zhan, and Christos Faloutsos, *R-mat: A recursive model for graph mining*, IN SDM (2004).
- Andrew Grimshaw Duane Merrill, Michael Garland, *High performance and scalable gpu graph traversal*, Tech. report, Nvidia, 2011.

 Ω

 (0.12333338)

References II

- Andy Yoo et al., *A scalable distributed parallel breadth-first search algorithm on bluegene/l*, Supercomputing, 2005. Proceedings of the ACM/IEEE SC 2005 Conference, 2005.
- Pawan Harish and P. J. Narayanan, *Accelerating large graph algorithms on the gpu using cuda*, 2007, pp. 197–208.
- F Jure Leskovec, Deepayan Chakrabarti, Jon Kleinberg, Christos Faloutsos, and Zoubin Ghahramani, *Kronecker graphs: An approach to modeling networks*, J. Mach. Learn. Res. **11** (2010), 985–1042.
- F Huiwei Lv, Guangming Tan, Mingyu Chen, and Ninghui Sun, *Understanding parallelism in graph traversal on multi-core clusters*, Computer Science - Research and Development (2012), 1–9.

 Ω

イロト イ押ト イヨト イヨト

References III

- Proceedings of the 16th ACM symposium on Principles and practice of parallel programming (eds.), *Accelerating cuda graph algorithms at maximum warp*, 2011.
- Brian W. Barrett James A. Ang Richard C. Murphy, Kyle B. Wheeler, *Introducing the graph 500*, 2010.
- Koji Ueno and Toyotaro Suzumura, *Highly scalable graph search for the graph500 benchmark*, Proceedings of the 21st international symposium on High-Performance Parallel and Distributed Computing (New York, NY, USA), HPDC '12, ACM, 2012, pp. 149–160.

 Ω

 (0.12333338)